

FREQUENCY RESPONSE ON THE ELECTRICAL CHARACTERISTICS OF SiNWs BASED MOS CAPACITOR WITH HIGH-K MATERIAL

Mailes C. Zulu¹, Erhan Budak^{2*}, Ercan Yilmaz³

¹Institute of Graduate Studies, Bolu Abant Izzet Baysal University, Bolu, Turkey ²Department of Chemistry, Bolu Abant Izzet Baysal University, Bolu, Turkey ³Department of Physics, Bolu Abant Izzet Baysal University, Bolu, Turkey

Abstract. In this study we report the effect of different frequency on SiNWs based capacitor. The C-V and G_m/ω -V were carried at different frequency of 50 kHz to 1MHz. We found that the capacitance and conductance value decreased as the value of frequency increased and this was as a result of the distribution of interface trap charges in the dielectric layer. The effect of frequency on series resistance (R_s) and interface states density (D_i) were investigated. It was found that the R_s -V curves shifted toward the inversion region, while reducing in the accumulation region. The D_{it} value showed a decrease in the applied voltage frequency. After removing the effect of R_s from C-V and G_m/ω -V curves, we found that the capacitance value increased significantly compared to uncorrected one, while the corrected conductance-voltage (G_c/o -V) had peaks between 0.26V and 2.03V. Moreover, the obtained D_{it} value was on the order of 10¹⁰eV⁻¹ cm⁻².

Keywords: MOS capacitor, SiNWs, interface state, capacitance-voltage

1. INTRODUCTION

Over the last decades, MOS capacitors have been investigated and applied in various fields. For instance, nanotechnology, radiation sensors and electronic devices [1]–[3]. However, it has been reported recently, device based on MOS capacitors possess low capacitance value in the accumulation region, this resulting in higher energy consumption and low speed for the devices based on MOS capacitors [4],[5]. Therefore, silicon nanowires (SiNWs) have received considerable attention from several research communities due to their electrical, optical and mechanical properties [6], [7].

Recently, different SiNWs fabrication procedures have been developed such as chemical vapor deposition (CVD), vapour liquid solid (VLS), laser ablation, metal assisted chemical etching (MACE) methods [7]. Among them, MACE is one of the easiest methods to fabricate SiNWs because one can be able to control surface morphology, orientation and length of nanowires and many more. In addition, this method can be performed at room temperature and it does not require dangerous gases and expensive equipment [6] [8].

Several authors have reported the fabrication of SiNWs based MOS capacitors. For instance, I. Leontis *et al.* obtained capacitance density of 2.6 μ F/cm² with the length of SiNWs about 2.4 μ m [1]. E. Hardakis *et al.* fabricated SiNWs based capacitor using SiO₂ as a dielectric layer. Their experimental results revealed that capacitor with SiNWs showed a higher capacitance density when compared to the one without SiNWs. This could be due to the etching process resulting in the

increase in the capacitance density [9]. E. Nezasa *et al.* also reported the MOS capacitors with SiNWs using Al_2O_3 and TiO₂ as the high-k materials. The capacitance density of 5.9F/cm² was achieved at V = -4V and this was due to the combination of large surface of nanowires and high-k materials [5]. However, to the best of our knowledge there is no research that have been done so far on the frequency dependency of electrical characteristics of SiNWs based MOS capacitor with VO₂ as a oxide layer [10], [11]. Hence, in this research work, the effect of different frequency on MOS capacitors with SiNWs has been investigated intensively.

2. EXPERIMENTAL PROCEDURE

In this present work, we fabricated MOS capacitors with SiNWs by using n-type Si (100) wafers. The wafers had a resistivity in the range of 2-4 Ω cm and thickness 500µm. Firstly, the wafers were cleaned by using RCA cleaning processes. Secondly, the wafers were submerged in the mixed solution of AgNO₃/HF/H₂O (0.042g/9.6ml/50ml) for 2 minutes for the formation of silver nanoparticles (AgNPs). Thirdly, the Si wafers that had AgNPs were immersed in a solution consisting with HF/H2O2/H2O (8ml/2ml/80ml) for 15 minutes in order to etch the samples. Fourthly, the etched samples were drenched in a mixture of HNO3/H2O for the removal of AgNPs. Prior to the deposition of Vanadium oxide (VO₂) thin films. The oxide layer that might be grown during the fabrication of SiNWs was removed from the samples by using HF/H₂O (50ml/100ml) for 60 seconds. Finally, the silicon wafers with SiNWs were transferred into a magnetron sputtering system for the deposition

^{*} budakerhan@gmail.com

of VO₂ thin films. The substrate temperature was set at deposition pressure was $\sim 5.9 \times 10^{-4}$ 100°C the Pascal (Pa), pres-sputter was 20 min, sputtering time was 30min and sputtering power was 250 Watts. The thickness of VO₂ was determined by measuring using the sun spectrometer reflectometer and the thickness was found to be 145nm. The samples with VO₂ thin films were again transferred to the RF sputtering system for the purpose of forming both gate electrodes and back contact using Aluminium as a sputtering target and for more information readers are referred to [2]. After all the fabrication processes were completed the C-V measurements were carried out in the frequency ranging from 50 kHz to 1 MHz and the voltage was set between -10V and +10 V. The fabricated MOS capacitors based on SiNWs is given in Figure 1.



Figure 1. Schematic structure of the fabricated $Al/VO_2/SiNWs/MOS$ capacitors

3. RESULTS AND DISCUSSION

3.1. Elemental composition and surface morphologies analysis

Energy dispersive spectroscopy (EDS) system was used to study the elemental compositions of SiNWs etched for 12min (a) and (b) after deposition of VO₂thin films onto SiNWs/n-Si (100) and the sample was annealed at 400°C in N₂ for 40min. It can be seen that only three elements are present namely; oxygen, silicon and vanadium. As shown in Fig. 2 (a) and (b), oxygen and silicon possess emission x-ray signals K_a at 0.96eV and 1.97eV while vanadium has K_a at 4.5eV and K_b at 5.3eV.

Figure 3 shows cross sectional (a) and (b) top view of SiNWs. The SEM image well aligned SiNWs in the vertical direction and distributed almost uniformly over the surface of a silicon substrate. On the other hand, top view forms some bundles. The reason behind this is due to mutual interaction of SiNWs and dangling bonds[8], [12], [13]. However, after deposition of VO₂ thin films onto SiNWs, we found that surface morphologies of SiNWs reduced significantly Figure 3 (c) and (d). The main reason behind this may be due to the penetration of VO₂ thin films into SiNWs pillars.





Figure 2. EDS spectra of (a) SiNWs etched for 12min and (b) after deposition of VO₂ thin films onto SiNWs/n-Si (100) for annealed sample at 400°C in N₂ for 40min.



Figure 3 (a). Cross sectional view SEM image of SiNWs.



Figure 3 (b). Top view SEM image of SiNWs.





Figure 3 c/d. Cross sectional (c) and (d) top view SEM image of SiNWs covered with VO₂ thin films.

3.2. Electrical characteristics

Figure 4 (a), explains the C-V curves of $Al/VO_2/SiNWs$ MOS device at different frequency of range 50 kHz to 1MHz. As may be illustrated from the C-V curves, there are three types of regions, namely: accumulation, inversion, depletion region. The value of capacitance in the accumulation region decreased when there is an increase in the applied voltage frequency. It is a known fact that interface trap charges can much more easily follow the ac signal at low frequency and

contribute to the capacitance in the accumulation region [12], [13]. However, at high frequency these charges do not have sufficient time to respond effectively to the voltage being applied due to their larger life time. In other words, the contribution of the capacitance in the accumulation region is negligible [2], [9], [14].



Figure 4 (a). Measured capacitance-voltage (C-V) of Al/VO₂/SiNWs/n-Si/Al MOS capacitor at different frequency of 50 kHz to 1MHz.

Figure 4 (b) illustrates the $(G_m/\omega-V)$ curves of Al/VO₂/SiNWs/n-Si MOS capacitors at different frequency of 50 kHz to 1MHz. It has been shown that the conductance value in the accumulation region reducing significantly with applied voltage frequency up to 50 kHz. However, the conductance value in the accumulation region reducing. The $(G_m/\omega-V)$ measurements are dependent on the different parameters which include; the formation of interfacial layer, series resistance and trap charges[9], [16]. As stated before, the interfere states can easily be eliminated, when the C-V and Gm/-V measurements have been performed at high frequency the contribution of capacitance value in the accumulation region is zero [16].



Figure 4 (b). Measured conductance-voltage (G_m/ω -V) of Al/VO₂/SiNWs/n-Si/Al MOS capacitor at different frequency of 50 kHz to 1MHz.

There are a variety of methods that have been formulated for the calculation of R_s . In this work, the Nichollian method was used and given by[2], [17].

$$R_s = \frac{G_m}{(G_m)^2 + (\omega C_m)^2} \tag{1}$$

where C_m is the value of capacitance and G_m is the value of conductance in the accumulation region and $\omega = 2\pi f$ corresponds to the angle or frequency.

Figure 5 (a), illustrates the series resistance voltage (R_s -V) of Al/VO₂/SiNWs/n-Si MOS capacitor at different frequency of 50 kHz to 1MHz. As it can be seen, the value of R_s decreased in the accumulation. On the other hand, these values shifted towards the inversion region this could be related to the various charges such as interface trap charge and oxide charge [15], [18].



Figure 5 (a). Series resistance-voltage (R_s-V) of Al/VO₂/SiNWs/n-Si/Al MOS capacitor at different of 50 kHz to 1MHz.

The values of interface states density (D_{it}) were calculated from the following equations[2], [17].

$$D_{it} = \left(\frac{2}{qA}\right) \frac{G_{c,max/\omega}}{\left(\left(G_{c}/\omega\right)/C_{ox}\right)^{2} + \left(1 - C_{c}/C_{ox}\right)^{2}} \qquad (2)$$

In the equation, q is the electron charge, A represents area of gate electrode device G_m/ω -V corrected conductance which corresponds to the maximum peak. C represents the corrected capacitance and $C_{ox}=C_{acc}$ is the capacitance value in the accumulation region in other words, is an oxide capacitance value in the strong accumulation region.

The interface states density as function of frequency has been plotted in Fig. 5 (b), it has been observed that interface states decreased with an increase in the applied voltage frequency. As stated before in Fig. (3a) the interface states can easily follow the ac signal at low frequency while at high frequency these charges cannot follow the ac signal due to their large life time[1], [2], [16].



Figure 5 (b). Interface states density of Al/VO₂/SiNWs/n-Si/Al MOS capacitor different of 50 kHz to 1MHz.

The C-V and G_m/ω -V measurements were corrected by using the R_s values from the strong accumulation. The values of C_c and G_m/ω -V were calculated using the following expression [2], [14].

$$C_{c} = \frac{[(G_{c})^{2} + (\omega C_{m})^{2}]C_{m}}{a^{2} + (\omega C_{m})^{2}}$$
(3)

$$G_{C} = \frac{[(G_{m})^{2} + (\omega C_{m})^{2}]a}{a^{2} + (\omega C_{m})^{2}}$$
(4)

$$a = G_m - [G_m^2 + (\omega G_m)^2]R_s$$
 (5)

The C-V and $(G_m/\omega-V)$ curves were corrected for the effect of R_s as shown Fig. 6 (a) and (b). After removing the effect of R_s in Fig. 5 (a), we found that the corrected capacitance-voltage curves increased significantly compared to uncorrected ones in Fig. 4 (a). On the other hand, corrected conductance voltage ($G_c/\omega-V$) curves had peaks and these peaks were between 0.26V and 2.03 V as compared to Figure 4 (b). Moreover, in Figure 6 (b), the peaks decreased with increasing applied voltage frequency and this could be related of interface trap charges as stated before. Therefore, we observed that R_s had a huge influence on the C-V and $G_m/\omega-V$ curves.



Figure 6 (a). Corrected capacitance-voltage (C_c -V) of Al/VO₂/SiNWs/n-Si/Al MOS capacitor of 50 kHz to 1MHz.



Figure 6 (b). Corrected conductance (G_c/ω -V)of Al/VO2/SiNWs/n-Si/Al MOS capacitor of 50kHz to 1MHz.

4. CONCLUSION

Conclusion in the investigative study, we comprehensively analysed the effect of frequency on the C-V and G_m/ω -V curves. We found that the C-V value in the accumulation was inversely related to the applied voltage frequency, it decreased while voltage increased.

This was attributed to the distribution of interface trap charges inside the dielectric material. These R_s-V value decreased in the accumulation and then shifted towards the inversion region, while the D_{it} decreased with an increase in the frequency. Moreover, after removing the effect of R_s from C-V and G_m/ ω -V curves, we observed that the C_e-V curves increased significantly compared to uncorrected ones, while the G_c/ ∞ -V had peaks between 0.23V and 2.6V.

Acknowledgements: This work is supported by the Presidency of Turkey, Presidency of Strategy and Budget under Contract Number; 2016K12-2834.

References

- [1] I. Leontis, M. A. Botzakaki, S. N. Georga, A. G. Nassiopoulou, "High capacitance density MIS capacitor using Si nanowires by MACE and ALD alumina dielectric," J. Appl. Phys., vol. 119, no. 24,244508, Jun. 2016. DOI: 10.1063/1.4954883
- [2] A. Mutale, E. Yilmaz, "Frequency Dependent Electrical Characteristics of Al/SiO₂/SiNWs/n-Si MOS Capacitors," *RAP Conf. Proc.*, vol. 6, pp. 91–96, 2021.
- DOI: 10.37392/rapproc.2021.19
 [3] X. T. Zhou et al., "Silicon nanowires as chemical sensors," *Chem. Phys. Lett.*, vol. 369, no. 1–2, pp. 220–224, Feb. 2003.
 - DOI: 10.1016/S0009-2614(02)02008-0
- [4] R. Nezasa et al., "Fabrication of Silicon Nanowire Metal-Oxide-Semiconductor Capacitors with Al2O3/TiO2/Al2O3 Stacked Dielectric Films for the Application to Energy Storage Devices," *Energies*, vol. 14, no. 15, 4538, Jul. 2021. DOI: 10.3390/en14154538
- R. Nezasa, Y. Kurokawa, N. Usami, "Evaluation of Si Nanowire MOS Capacitor Using High-k Dielectric Materials," *in Proc. IEEE 18th Int. Conf. Nanotechnol. (IEEE-NANO)*, Cork, Ireland, 2018, pp. 2018 – 2021.
 DOI: 10.1109/NANO.2018.8626356
- [6] L. T. Cong et al., "N-type silicon nanowires prepared by silvermetal-assisted chemical etching: Fabrication and optical properties," *Mater. Sci. Semicond. Process.*, vol. 90, pp. 198–204, Feb. 2019. DOI: 10.1016/j.mssp.2018.10.026
- [7] P. Nath, D. Sarkar, "Ammonia sensing by silicon nanowires (SINWs) obtained through metal assisted electrochemical etching," *Mater. Today Proc.*, vol. 57, pp. 224 – 227, 2022.
 - DOI: 10.1016/j.matpr.2022.02.369
- [8] M. Naffeti, P. A. Postigo, R. Chtourou, M. A. Zaïbi, "Elucidating the effect of etching time key-parameter toward optically and electrically-active silicon nanowires," *Nanomaterials*, vol. 10, no. 3, 404, Feb. 2020. DOI: 10.3390/nano10030404 PMid: 32106503

PMCid: PMC7152846

- [9] E. Hourdakis, A. Casanova, G. Larrieu, A. G. Nassiopoulou, "Three-dimensional vertical Si nanowire MOS capacitor model structure for the study of electrical versus geometrical Si nanowire characteristics," *Solid State Electron.*, vol. 143, pp. 77 – 82, May 2018. DOL to conference of the conference
- pp. // 62, May 2010.
 DOI: 10.1016/j.sse.2017.11.003
 [10] U. Gürer, E. Yilmaz, "Investigation of Electrical Characteristics and Surface Morphology of Vanadium Oxide-Vo 2 Mos Devices," *RAP Conf. Proc.*, vol. 5, pp. 11 14, 2021.
- [11] DOI: 10.37392/rapproc.2020.04
 [11] K. P. Bastos et al., "Thermal stability of Hf-based high-k dielectric films on silicon for advanced CMOS devices," *Mater. Sci. Eng. B Solid-State Mater. Adv. Technol.*, vol. 112, no. 2 3, pp. 134 138, Sep. 2004. DOI: 10.1016/j.mseb.2004.05.020
- [12] L. U. Vinzons et al., "Unraveling the morphological evolution and etching kinetics of porous silicon nanowires during metal-assisted chemical etching," *Nanoscale Res. Lett.*, vol. 12, no. 1, 385, Dec. 2017. DOI: 10.1186/s11671-017-2156-z PMid: 28582967 PMCid: PMC5457386
- S. W. Chang, J. Oh, S. T. Boles, C. V. Thompson, "Fabrication of silicon nanopillar-based nanocapacitor arrays," *Appl. Phys. Lett.*, vol. 96, no. 15, 153108, Apr. 2010. DOI: 10.1063/1.3374889
- [14] A. Mutale, E. Yilmaz, "Frequency-dependent electrical characteristics of Al/Er2O3 /SiO2 /n-Si/ Al MOS capacitor deposited by e-beam," *RAP Conf. Proc.*, vol. 5, pp. 15 20, 2021.
 DOI: 10.37392/rapproc.2020.05
- [15] A. Aktağ, A. Mutale, E. Yılmaz, "Determination of frequency and voltage dependence of electrical properties of Al/(Er2O3/SiO2/n-Si)/Al MOS capacitor," *J. Mater. Sci. Mater. Electron.*, vol. 31, no. 11, pp. 9044 9051, Jun. 2020. DOI: 10.1007/s10854-020-03438-z
 [16] H. M. Singh, Y. Y. Lim, P. Chinnamuthu, "Electrical
- [16] H. M. Singh, Y. Y. Lim, P. Chinnamuthu, "Electrical and dielectric parameters in TiO 2-NW/Ge-NW heterostructure MOS device synthesized by glancing angle deposition technique," *Sci. Rep.*, vol. 11, no. 1, 19837, Oct. 2021.
 DOI: 10.1038/s41598-021-99354-1
 PMid: 34615953
 PMCid: PMC8494745
- [17] A. Mutale, S. C. Deevi, E. Yilmaz, "Effect of annealing temperature on the electrical characteristics of Al/Er2O3/n-Si/Al MOS capacitors," *J. Alloys Compd.*, vol. 863, 158718, May 2021. DOI: 10.1016/j.jallcom.2021.158718
- S. S. Cetin, H. I. Efkere, T. Sertel, A. Tataroglu, S. Ozcelik, "Electrical Properties of MOS Capacitor with TiO2/SiO2 Dielectric Layer," *Silicon*, vol. 12, no. 12, pp. 2879 – 2883, Dec. 2020. DOI: 10.1007/s12633-020-00383-8